Michael McNichol – Exam 01 – Part 02

247345 (2021SP Microprocessor Assembly Lang (CIS-2420-NET01))

1. Endian order can be big or little. Big Endian stores the MSB at the lowest memory location of that block where Little Endian is the inverse storing the MSB at the highest memory location of that block.   
     
   This is essentially the order of how you read these blocks of memory back whether that is left to right or right to left as you consume each chunk. Personally I find Big Endian more logical to think through but in questioning why we would use little endian ever, I had in previous discussions learned one of the benefits is that if you were to cast a smaller value that was taking up a significant amount of space (say the value 10 decimal in a QWORD), it could be cast down to a WORD without needing to move the bits around at all giving some performance benefits.  
     
   I think this highlights the goals of performance in the x86 processing designs as opposed to ARM architectures. x86 uses little endian whereas ARM uses big endian. I think the SPARC chips from Sun Micro had a feature that allowed both big and little endian. It was in direct conflict of….and this is a longer pull in history….the Soul of a New Machine era where flags were used for flipping the bit word length from 8 -> 16 and leveraging of these flags was railed against pretty hard by Data Generals De Castro who was a genius in his own right.

2 – 11: **Attached Photo of Paper**

*\*Note:* ***On question 7*** *for the Floating Point I was a little confused because you didn’t say the mantissa was 3 bits etc. like you had done in the Assigned work previously. You used the term “Pure Binary” which I’m guessing you just meant place the decimal where it would go and show the bits as the ½, ¼, etc. I get wrapped around the axle fairly easy so may have misread this.*

**A piece of paper with writing on it

Description automatically generated with medium confidenceDiagram, schematic

Description automatically generated**